Project supported by the National Natural Science Foundation of China (Grant No. 616340084), the Youth Innovation Promotion Association of CAS (Grant No. 2014101), the International Cooperation Project of CAS, and the Austrian-Chinese Cooperative R&D Projects (Grant No. 172511KYSB20150006).
Project supported by the National Natural Science Foundation of China (Grant No. 616340084), the Youth Innovation Promotion Association of CAS (Grant No. 2014101), the International Cooperation Project of CAS, and the Austrian-Chinese Cooperative R&D Projects (Grant No. 172511KYSB20150006).
† Corresponding author. E-mail:
Project supported by the National Natural Science Foundation of China (Grant No. 616340084), the Youth Innovation Promotion Association of CAS (Grant No. 2014101), the International Cooperation Project of CAS, and the Austrian-Chinese Cooperative R&D Projects (Grant No. 172511KYSB20150006).
Upset errors in 90-nm 64 Mb NOR-type floating-gate Flash memory induced by accelerated 129Xe and 209Bi ions are investigated in detail. The linear energy transfer covers the range from 50 to 99.8 MeV/(mg/cm2). When the memory chips are powered off during heavy ions irradiation, single-event-latch-up and single-event-function-interruption are excluded, and only 0->1 upset errors in the memory array are observed. These error bit rates seem very difficult to achieve and cannot be simply recovered based on the power cycle. The number of error bits shows a strong dependence on the linear energy transfer (LET). Under room-temperature annealing conditions, the upset errors can be reduced by about two orders of magnitude using rewrite/reprogram operations, but they subsequently increase once again in a few minutes after the power cycle. High-temperature annealing can diminish almost all error bits, which are affected by the lower LET 129Xe ions. The percolation path between the floating-gate (FG) and the substrate contributes to the radiation-induced leakage current, and has been identified as the root cause of the upset errors of the Flash memory array in this work.
Non-volatile memories are one of the key components in modern electronic devices with a wide range of applications including harsh environments such as military and space.[1] Flash memory, which consists of floating-gate (FG) MOSFETs, is the largest fraction of modern non-volatile memories. An FG MOSFET is basically a metal-oxide-semiconductor (MOS) transistor where a polysilicon layer (the so-called FG) is interposed between the transistor gate (which is now called the Control Gate, CG) and the substrate. Flash memory cell is programmed or erased by the charge stored into or discharged from the floating-gate, which shifts the threshold voltage of the MOSFET between normally off and on.[2] In this way, different logic values are represented and stored. There are two main categories of Flash memories, which are the NOR and NAND architectures. NAND memories are more often used as mass storage devices, while NOR memories are usually utilized to store codes.[3]
Radiation effects, such as total ionizing dose (TID) and single event effect (SEE), have been identified as the major causes of component malfunction for spacecraft in a space radiation environment.[4–6] Thus, for space-grade electronic systems, it is crucial to characterize and understand the effects of radiation on Flash memories. TID causes a shift in the threshold voltage of Flash memory cells and may subsequently change the program state to the erase state.[7–9] SEE may also adversely affect the page buffer circuit (mainly SRAM) directly or induce SEFI in the peripheral circuit. These are soft errors and can be simply recovered by power cycles.
The Flash memory cell has been continuously scaled down to increase memory density and capacity. On the other hand, the quantity of charge in the floating-gate has also gradually decreased, and consequently, this has exacerbated the radiation tolerance performance.[10–12] The shrinking of the tunnel oxide thickness obviously degrades the retention and endurance performance in radiation environments. Therefore, hard errors (not SEL) induced by heavy ions in the tunnel oxide, i.e., the upset error of transition from logic 0 to 1 that remains even after the power cycle, are the main challenges of mission-critical systems.
In this work, 90-nm 64 Mb NOR-Type floating-gate Flash memory was irradiated with 129Xe and 209Bi ions to observe the upset errors in the memory array. Heavy ions induce physical damage in the tunnel oxide, which serves as a leakage path for stored electrons in the FG. The quantity of upset errors is related to the (LET). Upset errors can be partially erased, but appear gradually after the program operation. Annealing has a great impact on the recovery of this type of errors.
The high-performance SPI (Serial-Peripheral-Interface) NOR-type floating-gate Flash devices were designed by our group and manufactured using commercial 90-nm technology. A cross-section transmission electron microscope (TEM) image of a floating-gate Flash cell is shown in Fig.
The heavy ion irradiation was carried out at the Heavy Ion Research Facility in Lanzhou (HIRFL) at the Institute of Modern Physics, Chinese Academy of Sciences with 19.5 MeV/u 129Xe and 9.5 MeV/u 209Bi ions (initial kinetic energy). Different LET values were tuned using aluminum degraders with different thicknesses. For the 129Xe ions, the LET values in silicon are 50 and 57.5 MeV/(mg/cm2), while the LET is 99.8 MeV/(mg/cm2) for 209Bi ions. The total fluence in this series of experiments was 107 ions/cm2. The DUT is written with a data pattern 55 H and then kept powered off. Subsequently, the DUT with no bias is irradiated to a predefined fluence. During completion of the irradiation, the power-up is followed by a comparison operation. The whole chip is then erased and rewritten with 55 H, then read and comparison operations are performed.
After the DUT was irradiated by the 209Bi ions with a LET of 99.8 MeV/(mg/cm2) and fluence of 107 ions/cm2, it was powered up and accessed to check the upset error bits in the memory array. The testing results are displayed in Fig.
209Bi ions induced upset errors which varied with respect to the annealing conditions, such as room-temperature annealing from day 1 to day 15 and 120 °C high-temperature annealing from day 15 to day 33 as shown in Fig.
Figure
The FG discharge after heavy ion irradiation is governed by two different mechanisms: a transient one and a long-term one. The transient mechanism occurs during or immediately after ion penetration, assuming a transient leakage path is activated that discharges the FG,[13,14] or the carrier flux generated by the impinging radiation enables unbalanced tunneling and transitorily discharge the FG.[15] Although this may lead to single event effects such as SEU, this can be mitigated through appropriate ECC and redundancy techniques, and the bit errors can be effectively eliminated after a program operation. In contrast, the long-term effect cannot be easily addressed. A stable current-leakage path, known as a radiation-induced leakage current (RILC),[16] is created and this will cause a progressive discharge of the FG cell that cannot be repaired by rewrite operations. This long-term leakage phenomenon is observed in our experiments.
The oxide-nitride-oxide (ONO) block oxide separating FG and CG is believed to avoid any significant leakage path due to the large thickness and the low tunneling probability of this layer.[17] Thus, stable leakage is assumed to take place in the tunnel oxide (SiO2) between the FG and the silicon substrate, as shown in Fig.
In MOS technologies which exploit the very thin (< 6 nm) SiO2 layer, RILC can be dominated by the single trap-assisted tunneling (s-TAT) mechanism.[9] Several conductive paths may exist in the oxide, but each one is formed by a single EAD. In FG Flash memories, however, the thickness of the tunneling oxide is normally approximately 10 nm, and this “single EAD” form of RILC is too small to discharge an FG cell because of the low tunneling probability. To build a conductive path that can discharge an FG cell, more than one EAD working together is needed. This is known as the multi-trap-assisted tunneling (m-TAT) mechanism[21,22] which is represented in Figs.
This m-TAT leakage path can be efficient. In Fig.
The LET of the impinging ion plays an important role in the formation of the RILC. Higher LET ions generate denser electron-hole tracks where the recombination process is significantly more efficient. Thus, more energy is released to create more physical damage and more EADs. Therefore, the higher the LET of the impinging ion, the more severe the impact of the RILC on the FG Flash cells.
This work describes 129Xe and 209Bi ions induced upset errors in 90-nm 64 Mb NOR-type floating-gate Flash memory. Only 0 to 1 transition error has been observed, which show a strong dependence on LET, annealing temperature, and operations. The underlying physical mechanisms are discussed in detail. This work is useful in the development of radiation-tolerant Flash memories aiming at space applications.
[1] | |
[2] | |
[3] | |
[4] | |
[5] | |
[6] | |
[7] | |
[8] | |
[9] | |
[10] | |
[11] | |
[12] | |
[13] | |
[14] | |
[15] | |
[16] | |
[17] | |
[18] | |
[19] | |
[20] | |
[21] | |
[22] |